Jobs
Cisco
ASIC Design Engineering Technical Leader
Hiring
.Camp
ASIC Design Engineering Technical Leader
Cisco
•
Feb 23, 2026
ISR-CAESAREA, Israel
Hybrid
Full-time
Engineering
Lead
Skills & Technologies
MATLAB
Ready to apply?
Opens Cisco's career page
Apply Now
Back to jobs
Similar Jobs
30
ASIC Engineering Design Verification Leader (SystemVerilog, Python, C and UVM |8-12 years| Pune)
Cisco
IND-PUNE, India
Save
Mark Applied
Apply
ASIC Engineering Design Verification Leader (SystemVerilog, Python, C and UVM |12-16 years| Pune)
Cisco
IND-PUNE, India
Save
Mark Applied
Apply
Manager, ASIC Design Engineering (Starshield Satellite Engineering)
Spacex
Hawthorne, CA +1 more
Save
Mark Applied
Apply
Director of Engineering – ASIC Design
Job Listings
Hyderabad, India
Save
Mark Applied
Apply
Senior ASIC Physical Design Engineering Technical Lead
Cisco
USA-SAN JOSE, United States of America +2 more
Save
Mark Applied
Apply
ASIC Design Verification Engineering Technical Leader
Cisco
USA-SAN JOSE, United States of America
Save
Mark Applied
Apply
ASIC Engineering Digital Design Leader ( digital design, FSM, CPU sub-systems, complex SOCs, FPGA validation | 12-16 Years | Pune)
Cisco
IND-PUNE, India
Save
Mark Applied
Apply
ASIC Engineering Analog Design Leader:ASIC Engineering Analog Design Leader | high-speed optical transceiver circuits (modulator drivers, TIAs, CDRs, PLLs, ADC/DAC) | 10+ years
Cisco
IND-BANGALORE, India
Save
Mark Applied
ASIC Engineering Analog Design Leader | high-speed optical transceiver circuits (modulator drivers, TIAs, CDRs, PLLs, ADC/DAC) | 12+ years, Bangalore
Cisco
IND-BANGALORE, India
Save
Mark Applied
ASIC Engineering Physical Design Leader
Cisco
IND-PUNE, India
Save
Mark Applied
ASIC Design Verification Engineering Technical Leader
Cisco
USA-SAN JOSE, United States of America
Save
Mark Applied
Apply
Principal Engineer, ASIC Development Engineering (Physical Design, PNR, floor plan) 8 to 12 years of experience
SanDisk
Bengaluru, KA, India
Save
Mark Applied
Apply
Principal Engineer, ASIC Development Engineering (RTL Design)
SanDisk
Bengaluru, KA, India
Save
Mark Applied
FPGA/ASIC Design Engineer (Silicon Engineering)
Spacex
Redmond, WA +2 more
Save
Mark Applied
ASIC Engineering Technical Leader | Design Verification | Verilog, System Verilog, UVM, Testbench | Exp- 12+ Years
Cisco
IND-BANGALORE, India
Save
Mark Applied
Staff Engineer, ASIC Development Engineering (SOC Design)
SanDisk
Bengaluru, KA, India
Save
Mark Applied
Apply
Sr. ASIC Design Engineer (Silicon Engineering)
SpaceX
Irvine, CA +1 more
Save
Mark Applied
Apply
Sr. ASIC Design Engineer (Silicon Engineering)
Spacex
Sunnyvale, CA +1 more
Save
Mark Applied
Apply
Sr. ASIC Design Engineer (Silicon Engineering)
Spacex
Redmond, WA +1 more
Save
Mark Applied
Apply
Sr. SOC/ASIC Physical Design Engineer (Silicon Engineering)
Spacex
Austin, TX +3 more
Save
Mark Applied
Sr. SOC/ASIC Physical Design Engineer (Silicon Engineering)
Spacex
Irvine, CA +3 more
Save
Mark Applied
Sr. SOC/ASIC Physical Design Engineer (Silicon Engineering)
Spacex
Sunnyvale, CA +3 more
Save
Mark Applied
Sr. ASIC Design Verification Engineer (Silicon Engineering)
Spacex
Austin, TX +4 more
Save
Mark Applied
Sr. ASIC Design Verification Engineer (Silicon Engineering)
Spacex
Sunnyvale, CA +4 more
Save
Mark Applied
Sr. ASIC Design Verification Engineer (Silicon Engineering)
Spacex
Redmond, WA +4 more
Save
Mark Applied
Sr. ASIC Design Verification Engineer (Silicon Engineering)
Spacex
Irvine, CA +4 more
Save
Mark Applied
ASIC Engineering Technical Leader | RTL Design Lead
Cisco
IND-BANGALORE, India
Save
Mark Applied
Apply
Sr. ASIC Design Verification Engineer (Silicon Engineering)
Spacex
Irvine, CA +1 more
Save
Mark Applied
Apply
ASIC Engineering Digital Designer/ Leader ( digital design, FSM, CPU sub-systems, complex SOCs, FPGA validation | 8-12 Years | Pune)
Cisco
IND-PUNE, India
Save
Mark Applied
Apply
Lead ASIC Design Verification Engineer (Starshield Satellite Engineering)
Spacex
Hawthorne, CA +1 more
Save
Mark Applied
Apply