Hiring.Camp

ASIC Engineering Digital Designer/ Leader ( digital design, FSM, CPU sub-systems, complex SOCs, FPGA validation | 8-12 Years | Pune)

Cisco

May 21, 2026

IND-PUNE, IndiaOnsiteFull-timeEngineeringLead

Skills & Technologies

SOCPrototyping

Ready to apply?

Opens Cisco's career page

Apply Now

Similar Jobs

1

ASIC Engineering Digital Design Leader ( digital design, FSM, CPU sub-systems, complex SOCs, FPGA validation | 12-16 Years | Pune)

IND-PUNE, India