Hiring.Camp

Design Verification Engineering Lead - Silicon One

Cisco

•

2 weeks ago

USA-SAN JOSE, United States of AmericaOnsiteFull-timeEngineeringLead$211k – $305k

Skills & Technologies

PythonPerlLinuxSOC

Ready to apply?

Opens Cisco's career page

Apply Now
Back to jobs

Similar Jobs

30

Principal Engineer, VLSI Design Engineering (Verification, NAND, Memory, System Verilog) with 8 to 12 years of experience

SanDisk
Bengaluru, KA, India

Staff Design Verification Engineering

Analogdevices
India, Bangalore, RMZ

Senior Engineer, Design Verification Engineering

Analogdevices
US, MA, Wilmington, United States of America

Principal Engineer, Design Verification Engineering

Analogdevices
US, TX, Austin, Plaza on the Lake, United States of America

Senior Engineer, Systems Design Verification Engineering

SanDisk
Bengaluru, KA, India

Senior Engineer, Design Verification Engineering

Analogdevices
Philippines, Bonifacio Global City

Staff Engineer, Design Verification Engineering

Analogdevices
India, Bangalore, RMZ

ASIC Design Verification Engineering Technical Leader

Cisco
USA-SAN JOSE, United States of America

Staff Engineer, Design Verification Engineering

Analogdevices
India, Bangalore, Nova

ASIC Engineering Design Verification Leader (SystemVerilog, Python, C and UVM |8-12 years| Pune)

Cisco
IND-PUNE, India

ASIC Engineering Design Verification Leader (SystemVerilog, Python, C and UVM |12-16 years| Pune)

Cisco
IND-PUNE, India

Senior Engineer Design Verification Engineering

Analogdevices
US, OR, Beaverton, United States of America

Senior Engineer, Design Verification Engineering

Analogdevices
US, TX, Dallas, Tollway, United States of America

Staff Engineer, Design Verification Engineering

Analogdevices
US, AZ, Chandler, East Elliot, United States of America

Technician 3 – System Design Verification Engineering

SanDisk
Milpitas, CA, United States

Short Term 2026 Hardware Design Verification Engineering Intern/Co-Op

Campuscanada Amd
VANCOUVER, BC, CA

Design Verification Engineering Intern

Intel
Virtual - CAN BC, Canada

Design Verification Engineering Intern

Intel
Virtual - CAN BC, Canada

Principal Engineer, Design Verification Engineering

Analogdevices
CLOSED-India, Bangalore, Aveda Meta

Staff Engineer, Systems Design Verification Engineering

SanDisk
Bengaluru, KA, India

Principal Engineer, Design Verification Engineering

Analogdevices
CLOSED-India, Bangalore, Aveda Meta

Senior Engineer, Design Verification Engineering

Analogdevices
CLOSED-India, Bangalore, Aveda Meta

Director, Design verification engineering

Analogdevices
CLOSED-India, Bangalore, Aveda Meta

ASIC Design Verification Engineering Technical Leader

Cisco
USA-SAN JOSE, United States of America

Principal Engineer, Systems Design Verification Engineering

SanDisk
Bengaluru, KA, India

Staff Engineer, Systems Design Verification Engineering

SanDisk
Bengaluru, KA, India

Staff Engineer, Systems Design Verification Engineering

SanDisk
Bengaluru, KA, India

Principal Engineer, VLSI Design Engineering (SOC Verification, System Verilog, UVM)with 8 to 12 years of experience

SanDisk
Bengaluru, KA, India

IP Design Engineering Intern, Design Verification (Fall 2026)

Global Foundries
USA - Texas - Richardson, United States of America

Sr. ASIC Design Verification Engineer (Silicon Engineering)

Spacex
Austin, TX +4 more