Memory Subsystem Architect (NPU)

Bitdeer Technologies Group

•

4 days ago

SGFull-timeEngineering

Skills & Technologies

PythonROAuthProcurement

Ready to apply?

Opens Bitdeer Technologies Group's career page

Apply Now

Back to jobs

Similar Jobs

Senior SoC Compute/Memory Subsystem Architect

Intel

USA - CA - Santa Clara, United States of America +5 more

SoC Compute/Memory Subsystem Architect

Intel

IRL - Leixlip, Ireland

SoC Compute/Memory Subsystem Architect

Intel

IRL - Leixlip, Ireland

SoC Architect, Memory Subsystem

Samsung

3655 N 1st St, San Jose, CA, USA, United States of America +1 more

HBM Memory Subsystem Architect – MTS/SMTS/DMTS

Micron Technology

Richardson, Texas, United States of America

HBM Memory Subsystem Architect – MTS/SMTS/DMTS

Micron

Richardson, TX, United States of America +1 more

SOC Memory Subsystem Architect

Samsung

3655 N 1st St, San Jose, CA, USA, United States of America +1 more

Senior GPU Memory Subsystem Architect

Nvidia

Bengaluru, KA,IN, IN

HBM Memory Subsystem Architect – MTS/SMTS/DMTS

Micron Technology

Richardson, TX,US, US +1 more

HBM Memory Subsystem Architect – Principal Engineer

Micron Technology

Richardson, TX,US, US +1 more

HBM Memory Subsystem Architect – MTS/SMTS/DMTS

Micron

Richardson, TX, United States of America +1 more

HBM Memory Subsystem Architect – Principal Engineer

Micron

Richardson, TX, United States of America +1 more

Staff Engineer, SoC Architecture – Memory Subsystem and Interconnect

Samsungresearchamerica

665 Clyde Avenue, Mountain View, CA, USA

Senior Engineer, SoC Architecture – Memory Subsystem and Interconnect

Samsungresearchamerica

665 Clyde Avenue, Mountain View, CA, USA

Senior Staff Engineer, SoC Architecture – Memory Subsystem and Interconnect

Samsungresearchamericainternship

665 Clyde Avenue, Mountain View, CA, USA