Jobs
Etched
SI/PI Engineer
Hiring
.Camp
SI/PI Engineer
Etched
•
Apr 30, 2026
San Jose, CA
Full-time
Engineering
$500+
Skills & Technologies
Python
JavaScript
MATLAB
Vite
.NET
Compliance
Ready to apply?
Opens Etched's career page
Apply Now
Back to jobs
Similar Jobs
30
Junior Application Engineer (PCB Design and SI/PI Simulations)
Cadence Design
VELIZY 01 (PARIS), France
Save
Mark Applied
Apply
Senior Signal Integrity / Power Integrity (SI/PI) Engineer
Arista Networks
Santa Clara, CA, United States
Save
Mark Applied
Apply
Signal Integrity SI PI Engineer
Formfactor
Taiwan - Jhubei City
Save
Mark Applied
Apply
Signal Integrity SI PI Engineer
Formfactor
Taiwan - Jhubei City
Save
Mark Applied
Apply
Lead Product Validation Engineer - SI/PI
Cadence Design
SHANGHAI 07, China
Save
Mark Applied
Apply
Senior Signal Integrity / Power Integrity (SI/PI) Engineer
Arista Networks
Santa Clara, CA, United States
Save
Mark Applied
Advanced Packaging SI/PI Staff Engineer - Early Career
Marvell
US-AZ - Chandler, United States of America +1 more
Save
Mark Applied
Apply
Senior Signal Integrity / Power Integrity (SI/PI) Engineer
Arista Networks
Santa Clara, CA, United States
Save
Mark Applied
Advanced Packaging SI/PI Engineer
Etched
San Jose
Save
Mark Applied
Senior SI/PI Hardware Engineer, Technical Lead (DDR, PCIe) (Onsite)
Cisco
USA-SAN JOSE, United States of America
Save
Mark Applied
Apply
Signal and Power Integrity (SI/PI) Engineer
Advantech Careers
Taipei_Neihu, Taiwan
Save
Mark Applied
Lead Solutions Engineer: SI/PI/Thermal Analysis
Cadence Design
BELO HORIZONTE 02, Brazil
Save
Mark Applied
Apply
Principal Engineer, SI-PI
Cariadinc
Mountain View, CA +1 more
Save
Mark Applied
Apply
SI/PI for 3DIC Sr Principle Solutions Engineer
Cadence Design
No Seat Req United States, United States of America +4 more
Save
Mark Applied
Apply
Senior Optical Signal Integrity / Power Integrity (SI/PI) Engineer
Arista Networks
Santa Clara, CA, United States
Save
Mark Applied
Apply
Sr. Principal SI/PI Engineer
Cadence Design
SAN JOSE 08, United States of America
Save
Mark Applied
Senior Signal Integrity / Power Integrity (SI/PI) Engineer
Arista Networks
Santa Clara, CA, United States
Save
Mark Applied
Apply
Staff Signal Integrity & Power Integrity Engineer (SI/PI)
Cerebrassystems
Sunnyvale, CA
Save
Mark Applied
Apply
Advanced Packaging SI/PI Senior Staff Engineer
Marvell
US-VT - Burlington, United States of America
Save
Mark Applied
Apply
Advanced Packaging SI/PI Senior Staff Engineer
Marvell
US-MA - Westborough, United States of America +1 more
Save
Mark Applied
Apply
Packaging Design and SI/PI Engineer
Lyte
Bucharest, Romania +2 more
Save
Mark Applied
Apply
Sr. SI/PI Engineer - Serdes, Satellites (Starlink)
SpaceX
Sunnyvale, CA +1 more
Save
Mark Applied
Apply
Principal SI/PI Design Engineer
Ciena
US-NJ-430 Mountain Avenue, United States of America
Save
Mark Applied
Apply
Advanced Packaging Engineer - SI/PI
Marvell
US-CA - Santa Clara, United States of America +2 more
Save
Mark Applied
Apply
Advanced Packaging Engineer - SI/PI
Marvell
CA-ON - Ottawa, Canada
Save
Mark Applied
Apply
Package & SI/PI - Senior/Staff Packaging Engineer - Electro-Thermal
Eliyan
Bay Area
Save
Mark Applied
Apply
Senior Signal Integrity and Power Integrity (SI/PI) Engineer
Alphawave
Ottawa, Canada +1 more
Save
Mark Applied
Apply
Senior/Returnship, Signal Integrity (SI) and Power Integrity (PI) - Principal Applications Engineer
Cadence Design
SAN JOSE 09, United States of America
Save
Mark Applied
Apply
Package & SI/PI - Signal and Power Integrity Engineer
Eliyan
Bay Area
Save
Mark Applied
Apply
Hardware Engineering Senior Technical Leader | SI/PI, ASIC, VNA, TDR, HFSS, ADS, Allegro, PAM4 SERDES | 12+ years, Bangalore
Cisco
IND-BANGALORE, India
Save
Mark Applied
Apply