Jobs
Broadcom
PCIe design Architect
Hiring
.Camp
PCIe design Architect
Broadcom
•
May 17, 2026
IND-Bangalore Electronic City - S1, India
Full-time
Engineering
Ready to apply?
Opens Broadcom's career page
Apply Now
Back to jobs
Similar Jobs
18
Experienced PCIe System Design Engineer
SanDisk
Kfar Saba, Center District, Israel
Save
Mark Applied
Apply
Senior Staff Design Engineer - PCIE/CXL Subsystem COE
Marvell
US-CA - Irvine, United States of America
Save
Mark Applied
Apply
Senior Staff Design Engineer - PCIE/CXL Subsystem COE
Marvell
US-CA - Santa Clara, United States of America
Save
Mark Applied
Apply
Principal Engineer - PCIe RTL Design
Marvell
IN - Bangalore, India
Save
Mark Applied
Apply
Sr. Staff RTL Design Engineer - PCIe
Marvell
IN - Bangalore, India
Save
Mark Applied
Apply
Senior Staff Design Verification Engineer – PCIE/CXL Sub-System
Marvell
US-CA - Irvine, United States of America +1 more
Save
Mark Applied
Apply
Senior Staff Design Verification Engineer – PCIE/CXL Sub-System
Marvell
US-CA - Irvine, United States of America +1 more
Save
Mark Applied
Apply
Director of Silicon Design for MEM/PCIE COE
Marvell
US-CA - Santa Clara, United States of America
Save
Mark Applied
Apply
Senior Staff Design Verification Engineer – PCIE/CXL Sub-System
Marvell
US-CA - Irvine, United States of America +1 more
Save
Mark Applied
Apply
Principal PCIe CXL RTL Design Engineer
Rambus
Marseille, FR +3 more
Save
Mark Applied
Senior PCIe CXL RTL Design Engineer
Rambus
Marseille, FR +3 more
Save
Mark Applied
Sr. Principal Design Verification Engineer (PCIe/ CXL}
Marvell
IN - Bangalore, India
Save
Mark Applied
Director, Design Verification - MEM/PCIE COE
Marvell
US-CA - Santa Clara, United States of America
Save
Mark Applied
Apply
Staff Engineer, System Design Verification ( NVME / PCIe/ MI ) SSD Validation ( 5- 8 Years) , Bangalore
SanDisk
Bengaluru, KA, India
Save
Mark Applied
Apply
Senior Design Verification Engineer - PCIE
Nvidia
Taipei, Taipei City,TW, TW +1 more
Save
Mark Applied
Senior Design Verification Engineer - PCIE
Nvidia
Taipei, Taipei City,TW, TW +1 more
Save
Mark Applied
Apply
Principal Hardware Engineer - Board‑level system design - infrastructure/storage/network/PCIe Gen 5+/DDR4/5/Ethernet
Marvell
US-CA - Irvine, United States of America
Save
Mark Applied
Apply
Principal, Design Verification Engineer, UAL and PCIe Subsystems
Marvell
US-CA - Santa Clara, United States of America
Save
Mark Applied
Apply